

Urbana

Variant: Prototype

1/3/2023
V2I1

RELEASED

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11	FPGA BANK 0, XADC and Clock	21	31
2	BLOCK DIAGRAM	12	FPGA BANKS 14, 15 and 16	22	32
3	POWER DIAGRAM	13	FPGA BANKS 34 and 35	23	33
4	USER IO AND LEDs	14	FPGA POWER	24	34
5	PMOD HEADERS	15	DDR3 MEMORY	25	35
6	AUDIO, MIC AND SERVO	16	POWER INPUT	26	36
7	BLE MODULE	17	POWER SUPPLIES	27	37
8	HDMI	18	MECH AND PWR SEQUENCING	28	38
9	USB HOST, SD CARD and CLOCK	19	DOC REVISION HISTORY	29	39
10	USB-JTAG, USB-UART	20	30	40

DISCLAIMER:
XILINX IS DISCLOSING THIS USER GUIDE, MANUAL, RELEASE NOTE, SCHEMATIC, AND/OR SPECIFICATION (THE "DOCUMENTATION") TO YOU SOLELY FOR USE IN THE DEVELOPMENT OF DESIGNS TO OPERATE WITH XILINX HARDWARE DEVICES. YOU MAY NOT REPRODUCE, DISTRIBUTE, REPUBLISH, DOWNLOAD, DISPLAY, POST, OR TRANSMIT THE DOCUMENTATION IN ANY FORM OR BY ANY MEANS INCLUDING, BUT NOT LIMITED TO, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING, OR OTHERWISE, WITHOUT THE PRIOR WRITTEN CONSENT OF XILINX. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY ARISING OUT OF YOUR USE OF THE DOCUMENTATION. XILINX RESERVES THE RIGHT, AT ITS SOLE DISCRETION, TO CHANGE THE DOCUMENTATION WITHOUT NOTICE AT ANY TIME. XILINX ASSUMES NO OBLIGATION TO CORRECT ANY ERRORS CONTAINED IN THE DOCUMENTATION, OR TO ADVISE YOU OF ANY CORRECTIONS OR UPDATES. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY IN CONNECTION WITH TECHNICAL SUPPORT OR ASSISTANCE THAT MAY BE PROVIDED TO YOU IN CONNECTION WITH THE DOCUMENTATION.

THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF

THE XILINX HARDWARE, FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS") ARE SUBJECT TO THE TERMS AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE XILINX DATA SHEET.

ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY OR PROPERTY OR ENVIRONMENTAL DAMAGE


("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

AMD Real Digital
LG1 LG2




© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [01] - COVER PAGE.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 1 of 19	

Urbana (Block Diagram)




Legend




© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [02] - BLOCK DIAGRAM.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 2 of 19	

Urbana (Power Diagram)




Legend




© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [03] - POWER DIAGRAM.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 3 of 19	

USER IO and LEDs


User-defined switches




Seven-segment display





User-defined RGB LEDs



User-defined green LEDs




User-defined pushbutton



© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [04] - USER IO AND LEDs.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 4 of 19	

PMOD HEADERS


PMOD A and B




© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [05] - PMOD HEADERS.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 5 of 19	

AUDIO, MIC and SERVO


AUDIO



SERVO







Microphone



© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [06] - AUDIO, MIC AND SERVO.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 6 of 19	


BLE MODULE



© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [07] - BLE MODULE.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 7 of 19	





HDMI




© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [08] - HDMI.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 8 of 19	

USB HOST, SD CARD and CLOCK




© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [09] - USB HOST and SD CARD.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 9 of 19	

USB-JTAG, USB-UART






© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [10] - USB-JTAG, USB-UART.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 10 of 19	

FPGA BANK 0 , XADC and Clock





FPGA BANK 14, 15 and 16





© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [12] - FPGA BANKS 14, 15 and 16.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 12 of 19	

FPGA BANK 34 and 35







DIFF_ANALOG
DIFF_ANALOG



© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [13] - FPGA BANKS 34 and 35.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 13 of 19	

DDR3 MEMORY




© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [15] - DDR3 MEMORY.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 15 of 19	

POWER INPUT



Input Protection (OVP, UVP, ILIM, PLIM)

Current Limit		
MIN	TYP	MAX
4A5	5A0	5A5




OVP UPPER: 5V51
OVP LOWER: 5V36

UVP UPPER: 4V76
UVP LOWER: 4V61




Input and Power Good LEDs




© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [16] - POWER INPUT.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 16 of 19	

PMIC



© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [17] - POWER SUPPLIES.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 17 of 19	

MECH AND PWR SEQUENCING



Rubber Feet STD1 Rubber Feet STD2
 Rubber Feet STD3 Rubber Feet STD4



© 2022 Real Digital		CONFIDENTIAL. Do not distribute.	
Title: Urbana		Variant: Prototype	
Page Contents: [18] - MECH AND PWR SEQUENCING.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 18 of 19	

DOC: REVISION HISTORY

V2I1

- 1.0 Updated QSPI PROM part number.
- 2.0 Update the seven-segment display net names.
- 3.0 Update the seven-segment display designators.
- 4.0 Update the seven-segment display driver circuit.
- 5.0 Add 5.1K pull-down resistors to CC1 (A5) and CC2 (B5) pins on USB Type-C connector.
- 6.0 Updated the pull-up resistors value for PGOOD_VCCp5V0, PGOOD_VCCp_DDR, and PGOOD_VCCp2V5.
- 7.0 Update silkscreen.



© 2022 Real Digital		<i>CONFIDENTIAL. Do not distribute.</i>	
Title: Urbana		Variant: Prototype	
Page Contents: [19] - DOC REVISION HISTORY.SchDoc			
Size: A3	DWG NO: KT-2023-0001-002-001A	Revision: V2I1	
Date: 1/3/2023	Checked by: *	Sheet 19 of 19	