Memory Systems

## Memory Needs

Function	Description	Volatility	Size	Speed	Access	Portable	Technology
Data	Temp data/operand store for programs	V			Direct	Ν	DDR/SRAM
Instructions	Opcode storage for executing programs	V/NV			Direct	Y/N	DDR/SRAM/Flash
Parameters	BIOS settings, configurations	NV	0	0	Direct	N	EEPROM/Flash
OS/System	System and user programs	NV			Indirect	N	HD/SSD/SD/Flash
Data file store	Audio, video, other mass-store data	NV			Indirect	Y/N	HD/SSD/SD/Flash

Fast memory busses (like DDR) use different physical pin drivers than regular busses

Large-array memory busses (like HD) use high-speed serial busses like SATA or PCIe

Dynamic memory (like DDR) has much smaller cell size and much higher density, but must be refreshed

## Main types of memory

#### Volatile (RAM): DDR, SRAM, PSRAM, Cellular RAM

Dynamic vs. StaticDynamic: DDR, PSRAM, CellularStatic: SRAMHigh-speed vs. regularHigh speed: > 200MHzSerial vs. parallelVultiplexedMultiplexedMultiplexed port vs. Multiplexed partSynchronous/piped/burstHigh throughput – device changes its own address

Non-volatile (ROM): ROM, EEPROM, Flash, HD (magnetic)

Serial vs. parallel

In-system vs. Removable

Flash vs. EEPROM

Mass-store (magnetic and solid-state)

## **Micron: Leading supplier of RAM and ROM**

## Where's the SRAM?

Memory DRAM **DDR4 SDRAM** DDR3 SDRAM **DDR2 SDRAM** DDR SDRAM **SDRAM** GDDR **RLDRAM Memory** LPDRAM **DRAM Modules** RDIMM **VLP RDIMM VLP UDIMM** UDIMM SODIMM SORDIMM **VLP Mini-DIMM** LRDIMM Mini-DIMM NVDIMM

NAND Flash 3D NAND TLC NAND MLC NAND SLC NAND

Managed NAND e-MMC

Embedded USB Universal Flash Storage

**NOR Flash** 

Parallel NOR Flash Serial NOR Flash Xccela™ Flash

Hybrid Memory Cube Short-Reach HMC

Multichip Packages UFS-Based MCP e.MMC-Based MCP NAND-Based MCP NOR-Based MCP

# Micron: Leading supplier of RAM and ROM

## Where's the SRAM?



#### 128Mb: x8/x16, 3V, MT28EW Embedded Parallel NOR Read AC Characteristics

#### Read AC Characteristics

#### Table 30: Read AC Characteristics – V<sub>CC</sub>= V<sub>CC0</sub> = 2.7-3.6V

	Syn	nbol							
Parameter	Legacy	JEDEC	Condition	Min	Max	Unit	Notes		
Address valid to next address valid	<sup>t</sup> RC	<sup>t</sup> AVAV	CE# = V <sub>IL</sub> , OE# = V <sub>IL</sub>	70	-	ns			
Address valid to output valid	<sup>t</sup> ACC	<sup>t</sup> AVQV	CE# = V <sub>IL</sub> , OE# = V <sub>IL</sub>	-	70	ns			
Address valid to output valid (page)	<sup>t</sup> PAGE	<sup>t</sup> AVQV1	CE# = V <sub>IL</sub> , OE# = V <sub>IL</sub>	-	20	ns			
CE# LOW to output valid	<sup>t</sup> CE	<sup>t</sup> ELQV	OE# = VIL	-	70	ns			
OE# LOW to output valid	tOE	<sup>t</sup> GLQV	CE# = VIL	-	25	ns			
CE# HIGH to output High-Z	tHZ	<sup>t</sup> EHQZ	OE# = VIL	-	20	ns	1		
OE# HIGH to output High-Z	<sup>t</sup> DF	tGHQZ	CE# = VIL	-	15	ns	1		
CE# HIGH, OE# HIGH, or address transi- tion to output transition	tон	<sup>t</sup> EHQX, <sup>t</sup> GHQX, <sup>t</sup> AXQX	-	0	-	ns			
CE# LOW to BYTE# LOW	telfl	tELBL	-	-	10	ns			
CE# LOW to BYTE# HIGH	telfh	<sup>t</sup> ELBH	-	-	10	ns			
BYTE# LOW to output valid	<sup>t</sup> FLQV	<sup>t</sup> BLQV	-	-	1	μs			
BYTE# HIGH to output valid	<sup>t</sup> FHQV	<sup>t</sup> BHQV	-	-	1	μs			

Memory DRAM NAND Flash **DDR4 SDRAM** DDR3 SDRAM DDR2 SDRAM DDR SDRAM SDRAM **RLDRAM Memory** LPDRAM **DRAM Modules** 

GDDR

RDIMM

UDIMM

SODIMM

SORDIMM

LRDIMM

NVDIMM

Mini-DIMM

**VLP Mini-DIMM** 

**VLP RDIMM** 

**VLP UDIMM** 

#### **3D NAND** TLC NAND MLC NAND SLC NAND

#### Managed NAND

e-MMC Embedded USB Universal Flash Storage

#### **NOR Flash**

Parallel NOR Flash Serial NOR Flash Xccela<sup>™</sup> Flash

Hybrid Memory Cube Short-Reach HMC

Multichip Packages **UFS-Based MCP** e.MMC-Based MCP NAND-Based MCP NOR-Based MCP

#### **ISSI:** Leading supplier of non-leading-edge RAM and ROM

DRAM	SRAM	Analog					
DDR4 SDRAM	Asynchronous SRAM	Audio Amplifiers					
DDR3 SDRAM	Serial SRAM & Low Pin Count SRAM	FxLED Driver					
DDR3 SDRAM w/ ECC	Synchronous SRAM	Backlight Driver					
DDR2 SDRAM	QUAD/QUADP & DDR-II/DDR-IIP	HBLED Driver					
DDR SDRAM	CellularRAM/Pseudo SRAM	I/O Expanders					
SDR SDRAM	HyperRAM™	Sensor & Power Management					
EDO & Fast Page Mode DRAM							
RLDRAM <sup>®</sup> 2/3		Automotive Analog					
Mobile DRAM	MCP (Multi-Chip Package)	Flash					
LPDDR2 SDRAM	LPDDR2 DRAM + Serial NOR Flash	Serial NOR Flash					
Mobile DDR SDRAM		Serial NOR Flash w/ECC					
Mobile/Low Voltage SDR SDRAM	Wafer Level Memory Solutions	Twin Serial NOR Flash HyperElash™					
	Wafer Level Memory Solutions	Parallel NOR Flash					
	Wafer Level Memory Solutions	Parallel NOR Flash SPI NAND Flash					
	Wafer Level Memory Solutions	Parallel NOR Flash SPI NAND Flash NAND Flash					
	Wafer Level Memory Solutions	Parallel NOR Flash SPI NAND Flash NAND Flash eMMC					

Flash Application Notes

#### **ISSI: Leading supplier of non-leading-edge RAM and ROM**

IS61WV102416FALL IS61/64WV102416FBLL



#### AC CHARACTERISTICS (OVER OPERATING RANGE)

#### **READ CYCLE AC CHARACTERISTICS**

Deremeter	Sumbol	-8	(1)	-10	0 <sup>(1)</sup>	-2	0 <sup>(1)</sup>		notos	
Parameter	Symbol	Min	Min	Min	Max	Min	Max	unit	notes	
Read Cycle Time	tRC	8	-	10	-	20	-	ns		
Address Access Time	tAA	-	8	-	10	-	20	ns		
Output Hold Time	tOHA	2.5	-	2.5	-	2.5	-	ns		
CS# Access Time	tACE	-	8	-	10	-	20	ns		
OE# Access Time	tDOE	-	5.5	-	6	-	8	ns		
OE# to High-Z Output	tHZOE	0	4	0	5	0	8	ns	2	
OE# to Low-Z Output	tLZOE	0	-	0	-	0	-	ns	2	
CS# to High-Z Output	tHZCE	0	4	0	5	0	8	ns	2	
CS# to Low-Z Output	tLZCE	3	-	3	-	3	-	ns	2	
UB#, LB# Access Time	tBA	-	5.5	-	6	-	8	ns		
UB#, LB# to High-Z Output	tHZB	0	4	0	5	0	8	ns	2	
UB#, LB# to Low-Z Output	tLZB	0	-	0	-	0	-	ns	2	

# **Bus partitions**

Typically one physical bus, but many different potential devices/technologies. Different devices have different timing, control, drive levels, etc

Different address ranges on same bus may need to behave differently



## **External Memory Interface (Busses)**

Should processor bus be designed for:

DDR? SRAM? What speed? What width?

Can bus accommodate different devices or technologies?

Different access speeds?

Bus Grant/Bus acknowledge Bus hold-off (dynamic wait state)

Different control signals?

Different signal drive/protocols?



# ZYNQ

External busses typically target one type of memory; if more flexibility needed, more busses used



**ST ARM** 

#### Figure 4. STM32F427xx and STM32F429xx block diagram



#### 32-bit PIC<sup>®</sup> and SAM Microcontrollers Peripheral Integration Quick Reference Guide

#### **PIC32**

http://ww1.microchip.com/downloads/en/DeviceDoc/60001455C.pdf

		-				Peripheral Function Focus																													
		(MHz)				Intel	ligent	Analo	bg	Wave Con	form trol	Tim Meas	ing and ureme	d Sa nts Mo	fety onito	and ring				Com	mun	icatio	ns			Us	er Inte	face	e Security			Syster	n Flex	ibility	
Product Family	Core	Max. Operating Frequency (	Program Flash Memory (KB	RAM (KB)	Pin Count	ADC (channels/bits)	ADC Speed (sps)	DAC (channels/bits)	Analog Comp. (+ <b>O</b> p Amp)	Output Compare Channels Input Capture Channels	PWM Channels	16-bit/32-bit Timer	TCC (24-bit Control Timer) <sup>(4)</sup>	Motor Interface (QEI/QDEC) <sup>(4)</sup> Watchdog Timer	Dead Man Timer (DMT) <sup>(4)</sup>	Class B Safety/DSU/ Touch Safety	USB (FS/HS) + PHY (Trx)	CAN (2.0B or FD)	Ethernet (10/100) SERCOM/FLEXCOM <sup>(4)</sup>	USART/UART	I <sup>2</sup> C	SPI(1)	CMOS Camera Interface	SQI/QSPI	Audio CODEC (I <sup>2</sup> S) <sup>(4)</sup> Peripheral Bus Interface	Touch (PTC/CTMU, channels) <sup>(4)</sup>	Segment/Graphics LCD Controller	LCD/GFX Interface (PMP/EBI)	Crypto Engine (AES, SHA, ECC, RSA/DSA, TRNG)	Tamper Detection	Dual Panevbank Flash	Event System (channels) <sup>(4)</sup>	Low Active Power (µA/MHz)	5V Support	CLC/CCL <sup>40</sup> Ultra-Small Package (MLCSP)
PIC32 Family																																			
PIC32MM	microAptiv™	25	16-64	4–8	20-36	14/12	200k	1/5	2	3 3	8	7/3		V	/					2		2			2										
PIC32MX1/2*/5*+	M4K	50	16-512	4-64	28-100	48/10	1M		3	5 5	5	5/2		V	/	В	1 <sup>F+P*</sup>	1*		5	2	4			4 P <sup>16</sup>	C <sup>13</sup>	1	Р				4			
PIC32MX1/2 🕗	M4K	72	128-256	32-64	28–44	13/10	1M		3	5 5	5	5/2		W-	D	В	1 <sup>F+P</sup>			2	2	2			2 P <sup>12</sup>	C13	1	Р				4	<ul> <li>✓</li> </ul>		
PIC32MX3/4*	M4K	120	32-512	16-128	64-124	16/10	1M		2	5 5	5	5/2			/	B	1F+P*	-	_	5	2	2	_		2 P <sup>16</sup>	C13	•	P			_	4			
PIC32MX5	M4K	80	64 512	16-64	64 100	16/10	1M		2	5 5	5	5/2		V		B	1H+P	1	1	6	5	4	-		P16			P				0			
PIC32MX7	M4K	80	128-512	32-128	64-100	16/10	1M		2	5 5	5	5/2		V		B	1F+P	2	1	6	5	4			P16	1		P				2			
PIC32MKGP/MC	microAntiv	120	512-1024	128-256	64-100	42/12	16M	3/12	504	12 16	16	14/16		F W-	-D	B	2F+P	4		6		6			6 P <sup>24</sup>		_	P			/	1	2		
PIC32MZEF <sup>(3)</sup>	M-Class	252	512-2048	128-512	64-144	48/12	18M	0/12	2	9 9	9	9/4		W-	-D	B	1 <sup>H+P</sup>	2	1	6	5	6		1	6 P/F	4		P+F	AST		/	1	1		
PIC32MZDA <sup>(2)</sup>	microAptiv	200	1024-2048	256-640	169-288	45/12	18M		2	9 9	9	9/4		W-	Đ	в	1 <sup>H+P</sup>	2	1	6	5	6 1		~	6 P/E	4 C <sup>35</sup>	G	P+E	A,S,T	•		2	3		
SAM Family																į																			
SAMD09	CM0+	48	8–16	4	14–24	10/12	350k	1/10	2	6 3	4	2/1		V	/	В			2	2	2	2									(	6 6	<ul> <li>✓</li> </ul>		
SAMD10	CM0+	48	8–16	4	14-20	10/12	350k	1/10	2	6 3	12	2/1	1	V	/	B+T			3	3	3	3				P72	!					6 6	✓		✓
SAMD11	CM0+	48	16	4	14–24	10/12	350k	1/10	2	6 3	12	2/1	1	V	/	B+T	1 <sup>F+P</sup>		3	3	3	3				P <sup>72</sup>	!				(	6 6	<ul> <li>Image: A set of the set of the</li></ul>		<ul> <li>✓</li> </ul>
SAMD20	CM0+	48	16-256	2-32	32-64	20/12	350k	1/10	2	16 8	16	5/2		V	/	B+T			6	6	6	6				P <sup>256</sup>	6				8	в	✓		✓
SAMD21	CM0+	48	32-256	4–32	14–64	20/12	350k	1/10	2	18 8	24	5/2	3	V	/	B+T	1 <sup>F+P</sup>		6	6	6	6			1	P <sup>256</sup>	8				1	2 1	2 🗸		<ul> <li>✓</li> </ul>
SAMD21L	CM0+	48	32-64	4–8	32-48	18/12	350k		4	18 13	24	5/2	3	V	V   I	B+T			5	5	5	5									1	2 1	2 🖌		
SAMDA1 <sup>(3)</sup>	CM0+	48	16-64	4–8	32-64	20/12	350k	1/10	2	18 8	24	5/2	3	V	/	B+T	1 <sup>F+P</sup>		6	6	6	6			1	P <sup>250</sup>	6				1	2 8	<ul> <li>Image: A second s</li></ul>		
SAML21	CM0+	48	32-256	4-32	32-64	20/12	1M	2/12	2 <sup>03</sup>	24 8	24	5/2	2	V	/	B+T	1 <sup>F+P</sup>		6	6	6	6				P <sup>169</sup>	Э		A,T		1	2 1	ј √∨ват		< <
SAML22	CM0+	32	64-256	8–32	48–100	20/12	1M		2	12 8	12	4/2	1	V	/	B+T	1 <sup>F+P</sup>		6	6	6	6				P <sup>250</sup>	<sup>6</sup> S <sup>320</sup>		A,T	~	8	8 10	ј <b>√</b> ∨ват		< <
SAMC20	CM0+	48	32-256	4/32	32-64	12/12	1M		2	14 6	18	5/2	2	V	/	B+T			4	4	4	4				P <sup>250</sup>	6				(	6 6	✓	× -	< <
SAMC21 <sup>(5)</sup>	CM0+	48	32-256	4-32	32-100	20/12	1M	1/10	4	18 8	24	5/2	2	V	/	B+T	2	2 <sup>FD</sup>	8	8	8	8				P25	6				1	2 1	2 🖌	× -	< <
SAM4N	CM4	100	512-1024	64-80	48-100	16/10	510k	1/10		18 12	4	2/-		DV	/					3/4	3	4										2	3 🖌		
SAM4S	CM4	120	128-2048	64–160	48–100	16/12	1M	2/12	1	18 12	4	2/-		DV	/		1 <sup>F+P</sup>			2/2	2	3 1	<ul> <li>✓</li> </ul>		1 E <sup>24</sup>			Е		•	1	4 2	2 🖌		<ul> <li>✓</li> </ul>
SAM4E	CM4F	120	512-1024	128	100-144	24/12	300k	2/12	1	24 18	4	-/3		DV	/		1 <sup>F+P</sup>	2	1	2/2	2	3 1	<ul> <li>✓</li> </ul>		E <sup>24</sup>			Е	Α	✓		3	3 🖌		
SAM4L	CM4	48	128-512	32-64	48-100	16/12	300k	1/10	4	18 12	5	2/-		V	/		1 <sup>F+P</sup>			4/1	4	5	1		1	P32	S <sup>160</sup>		A,T			4 10	3 🗸		<ul> <li>✓</li> </ul>
SAMG	CM4F	120	256-512	64-176	49-100	8/12	500k			6 6	6	2/-		V	/		1 <sup>F+P</sup>		8	8	8	8			2					~	(	6 3	) 🗸		✓
SAMD5x	CM4F	120	256-1024	128-256	64-128	32/12	1M	2/12	2	25 16	24	8/4	2	DV	/	B+T	1 <sup>F+P</sup>		8	8	8	8 2	2 🗸	1	1	P32			A,S,E,R,T	× .	3	32 3	2 🗸		< <
SAME5x	CM4F	120	256-1024	128-256	64-128	32/12	1M	2/12	2	25 16	24	8/4	2	DV	/	B+T	1 <sup>F+P</sup> 2	2FD	1 8	8	8	8 2	2 🗸	1	1	P32			A,S,E,R,T	× .	3	32 3	2 🗸		<ul> <li>Image: A start of the start of</li></ul>
SAMS7x <sup>(2)</sup>	CM7	300	512-2048	256-384	64-144	24/12	2M	2/12	1	44 24	8	4/-		DV	/	ĺ	1 <sup>H+P</sup>			3/5	3	5	1	1	2 E <sup>24</sup>			Е	A,S,T	~	1	2 2	1 🗸		
SAME7x <sup>(2)</sup>	CM7	300	512-2048	256-384	64-144	24/12	2M	2/12	1	44 24	8	4/-		DV	/		1 <sup>H+P</sup> 2	2FD	1	3/5	3	5 1	1	1	2 E <sup>24</sup>			Е	A,S,T	~	1	2 2	1 🗸		
SAMV7x <sup>(2)(3)</sup>	CM7	300	512-2048	256-384	64–144	24/12	2M	2/12	1	44 24	8	4/-		DVD	/		1 <sup>H+P</sup> 2	2FD	1	3/5	3	5	1	1	2 E <sup>24</sup>			Е	A,S,T	~	1	2 2	1 1		

1: USARTs with SPI mode are taken into account 5: SAMC20/C21 are true 5V devices; SAMC21 also comes with 3× 16-bit Delta-Sigma ADC (\*: Variants with USB function) (+: Variants with CAN function) Automotive-grade devices

Terminology on back



http://ww1.microchip.com/downloads/en/DeviceDoc/60001245A.pdf

# A typical higher-performance configuration



Single bank of homogenous RAM

If multiple chips, all are similar

System software loaded from ROM into RAM for execution

ROM may be HD/SSD, SD, or network

### A typical lower-to-midrange-performance configuration



Single bank of homogenous RAM

If multiple chips, all are similar

Single bank of parallel ROM that shares same bus; timings similar enough

## Booting



Ram is loaded from external source (like SD card) during "boot" sequence

(Some processors execute from parallel ROM)

What is a "boot" sequence?

Pull oneself up by your own bootstraps – i.e., improve the situation without outside help, in small measured steps

Power applied, reset released, then what?

Fetch first instruction... from where? Fixed address; must contain ROM that responds to "natural bus cycle"

### **Program Execution**



Source code you develop is stored in a file managed by the operating system. The tools compile the source, create an .elf (or other format) object file that can be placed in memory and directly executed.

The .elf was built using a symbol table that contains relative addresses for data and program redirects. It can be loaded anywhere in RAM for execution.

Where should it be placed? How can it be placed?

Should the source file creator need to know where it might end up?

#### Models

One programmer, one application: program can be "hard located" in memory

One programmer, multiple applications: programs may be "hard located" in memory

Multiple programmers: programs can't be "hard located" in memory – how could they be, given changing code size, changing stack/heap size, changing data needs

How to inform programmers where to locate programs? Can't!

Solution: Every program gets the same view of memory and resources – every program can assume it is the only program.

Implementation: Does the OS sort out what's loaded where? Would that even work?

Absolute vs. relative references in code base

## Virtual Memory

Only practicable solution: hardware does dynamic address translation in real-time

Every single LOAD/STORE memory address passes through MMU and gets translated All programs can be written as if they were the only program running OS assigns physical memory location MMU maps every address to a physical address on the fly

Compiler/Assembler do not need to know about execution environment

Note: PC-relative indexing works regardless of physical addresses

# Virtual Memory

OS allocates memory to applications. Allocated memory need not be same size as executable code.



All application programs assume they start at address 0, and they rely on the OS to assign a location in physical memory, and the MMU to translate virtual addresses in real time.

Some applications are larger than their allocated memory.

More applications may be pending; some applications may need to surrender their main memory allocations to allow other programs to run.



## Virtual Memory

Files are divided into "pages". Pages are swapped in and out of physical memory as needed.

If an access to a non-resident page is requested, a "page fault" occurs and processing must stop until page is loaded.



needed

#### **Virtual Memory: Constructing physical addresses**

This example uses a 16K page; the lower 14 bits are the same for the virtual and physical address.

For a 32-bit address, the upper 18 bits must be "mapped" from the virtual address into the correct physical address space.

A "page table" stored in main memory stores the upper 18 bits of the physical base address of each page. The address stored for page 3 is 002AC.

Virtual address 0000 8123 would map to physical address 002A C123.



Application .elf file with virtual addresses

### Virtual Memory: Translation look-aside buffer

If every translation required an access to main memory to retrieve the upper 16 bits, the memory would run at half speed. Some number of page table entries are stored in a cache called the TLB.

If the referenced page is in physical memory, it's "tag" (the upper 16 bits) will be in the TLB and the physical address can be constructed quickly.

How is the tag located? CAM.

