
Digital Logic Problem Set #7


Revision: August 5, 2025

their respective block diagrams (bein complete the truth tables to documer		S R Q 0 0 0 0 1 1 0 1 1
NAND Basic Cell Circuit	NAND Cell Block Diagram	NAND Cell Truth Table
		S R Q 0 0 0 0 1 1 0 1 1
NOR Basic Cell Circuit	NOR Cell Block Diagram	NOR Cell Truth Table
		ell, and then sketch a timing


Real Digital Problem Set 7


3. (12 points) Complete the timing diagrams to document the behavior of a D-latch and a D-flip-flop.







4. (12 points) Complete the timing diagram to show the time course for circuit nodes A, B, C, and F1.






5. (4 points) In the figure below, what are the values at time T for the counter output (A) and the register output (B)?







Real Digital Problem Set 7

6. (8 points) The four-bit register shown could be used as what type of register? Circle all that apply.

PIPO PISO SIPO SISO

