
A Brief Introduction to VHDL and Verilog Hardware Definition Languages (HDLs)





Forward

VHDL and Verilog are "Hardware Description" languages (HDLs) that are used to define the structure and/or behavior of digital circuits. They are "concurrent" languages, different than "procedural" languages like C or Java. If you take some time to understand concurrency, the languages will make more sense.

VHDL and Verilog are different and competing languages, but they are used for the same purpose. Verilog is more widely used in industry today, but VHDL is catching up. Although they are different, they are also similar in many ways. They are presented together because there are more similarities than differences.

These slides present background information, language constructs, and examples. But if you want to really learn either language, you must use the language to design and create real projects.




Concepts: Behavioral vs. Structural Models

"Behavioral" code defines outputs as functions of inputs, without describing any circuit components or modules that might be used in constructing the circuit.

"Structural" code is a form of netlist, defining a circuit as a collection of subordinate components or modules and their interconnecting wires.

Α	В	С	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Drive an output signal Y to a '1' whenever input B is not asserted at the same time C is, or when A is asserted when C is not.



I\$001: INV(B,N\$001) I\$002: AND2(N\$001,C,N\$002) I\$003: INV(C,N\$003) I\$004: AND2(A,N\$003,N\$004) I\$005: OR2(N\$002,N\$004,Y)

Behavioral descriptions define input-tooutput relationships, but provide no information about how to construct a circuit *Structural* descriptions show how lower-level components (like logic gates) are interconnected, but the input/output behavior must be deduced.

Background

Concepts: Behavioral vs. Structural Models


Behavioral descriptions are more abstract, higher-level, quicker and easier to write, easier for others to understand and follow, and largely self documenting.

Structural descriptions are often used when existing IP blocks can be reused. They are easier to debug, easier to analyze (for timing and area), and can be easier to optimize.

Most designers write *behavioral code* for individual, lower-level circuits, and *structural code* when reusing existing IP or connecting lower-level blocks into more complex circuits.

Example: Behavioral vs. Structural Models

This example compares a structural 4-bit comparator schematic to VHDL and Verilog behavioral descriptions. The HDL descriptions are far easier and faster to create, their function is clear to the reader, and they are portable between CAD tools.



VHDL Signal Assignments

GT <= '1' when A > B else '0';

LT <= '1' when A < B else '0';

 $EQ \le '1'$ when A = B else '0';

Verilog Wire Assignments
GT <= (A > B) ? 1'b1 : 1'b0;
LT <= (A < B) ? 1'b1 : 1'b0';
EQ <= (A == B) ? 1'b1 : 1'b0;</pre>

Example: Behavioral vs. Structural Models

This example compares structural vs. behavioral Verilog for a 4-bit adder. Same advantages!

```
module full adder(x,y,cin,s,cout);
    input x,y,cin;
    output s, cout;
    wire s1,c1,c2,c3;
    xor(s1, x, y);
    xor(s,cin,s1);
    and (c1, x, y);
    and (c2, y, cin);
    and (c3, x, cin);
    or(cout, c1, c2, c3);
endmodule
module adder 4bit(x,y,cin,sum,cout);
    input [3:0] x,y;
    input cin;
    output[3:0] sum;
    output cout;
    wire c1, c2, c3;
    full adder fal(x(x[0]), y(y[0]), cin(cin), s(sum[0]), cout(c1));
    full adder fa2(.x(x[1]),.y(y[1]),.cin(c1),.s(sum[1]),.cout(c2));
    full adder fa3(.x(x[2]),.Y(y[2]),.cin(c2),.s(sum[2]),.cout(c3));
    full adder fa4(x(x[3]), y(y[3]), cin(c3), s(sum[3]), cout(cout));
endmodule
```

```
module adder_4bit(x,y,sum);
    input [3:0] x,y;
    output[3:0] sum;
    sum = x + y;
endmodule
```

Behavioral Adder Simpler and easier to read.

<u>Verilog Structural Adder</u> More work, more detail. A good thing?


Background

Concept: HDLs can be Simulated and/or Synthesized

VHDL and Verilog descriptions can be *simulated* to check for logical correctness, and *synthesized* to automatically create a physical circuit definition.

Simulators were part of original Verilog and VHDL release; synthesizers came later. Simulators are arguably the most important computer tools ever created. Validating circuits prior to implementation, and timing after (using the .sdf file) allows engineers to complete far more complex designs more quickly and with fewer errors.

Synthesizers create physical circuit descriptions from HDLs. Some descriptions can program an FPGA; others can build custom chips.



Background

- Schematic entry/capture were primary CAD tools until the mid 90's, but were completely replaced by VHDL and Verilog by the year 2000
 - ✓ Higher-level, behavioral design methods more complex designs more quickly
 - ✓ Simulation/verification prior to implementation
 - ✓ Synthesis to create physical circuits for a wide range of target technologies
 - ✓ Accurate post-synthesis simulation allows detailed timing analysis
 - ✓ Text-based tools allow platform independent source files (any editor can be used)
- HDLs specify physical circuit behavior, not procedural algorithms
- HDLs can define high-level behavioral or low-level structural models
- HDLs allow designers to easily incorporate IP from a wide range of developers
- Dozens of CAD tools/vendors, many free: Cadence, Mentor, Xilinx, Aldec, etc.

Background

VHDL vs. Verilog

VHDL

- Commissioned/sponsored by US
 government starting in 1979
- Widespread use by 1987; Specified by IEEE 1076 in 1987
- ADA like
- Strong types, more structure, many features, can be complex

Verilog

- Private company (Gateway Design Automation) starting in 1983
- Widespread use by 1990; Specified by IEEE 1364 in 1995
- C like
- More targeted, less complex

Many free VHDL and Verilog tools are available, and lots of reference and example designs in both languages can be found around the internet



Design Projects

Verilog and VHDL organize the workspace using Projects. Projects contain all the source files needed for a given design. External files can also be used by placing them in a library, and making the library visible within a project.

Source files include Verilog and VHDL source files and constraint files that are used by the synthesizer to guide implementation.

Verilog source files contain *modules*. Modules are the basic Verilog constructs that define circuits. A simple design might use a single module; more complex designs might use several. A project can include any number of modules.

VHDL source files contain *design units*. There are five possible design units: *entity*, *architecture*, *configuration*, *package*, and *package body*. Entity and architecture design units describe circuits. Configuration, package, and package body are optional organizational tools. A project can include any number of design units.

Verilog modules and VHDL design units stored in external libraries can be used in other projects.

Models for Synthesis

Verilog and VHDL source code can be written to:

- Model and study circuits;
- Specify circuits and concisely document behavioral requirements;
- Use specific pre-existing IP blocks;
- Define circuits for synthesis.

Synthesis models must model physical wires that transport signals between components or to the outside world, as well as circuit components.

VHDL "wires" use a 9-valued type to model signals: 0, 1, L, H, W, Z, U, X, -

Verilog "wires" use a 4-valued type to model signals: 0, 1, X, Z

VHDL uses "entity" statements to define a component, and "architecture" statements to define behavior

Verilog uses "modules" to define components and their behaviors

Background

Verilog Modules: A first look

Modules are the principle design entity in Verilog. All circuits are defined in modules. A simple design might use a single module; more complex designs might use several. A project can include any number of modules.

The keyword "module" is followed by the module name and the port list. The port specifies all port signals as inputs, outputs, or inout (bi-directional).

Local signals are declared immediately following the module/port statement.

Combinational assignments are made using the assign statement. Sequential assignments are made inside an "always" block. A module can have any number of assign statements and always blocks. Assignment statements are described in the following slides.

Modules can be instantiated/used in other modules by including the module name and port connection list.

```
module simple(
    input A, B;
    output X, Y;
);
```


```
wire Z = 1b'1;
assign X = A & Z;
assign Y = A & B;
end module
```

```
module next(
    input C;
    output K;
);
wire D = 1b'1;
wire F,G;
simple(.A(C),.B(D),.F(X),.G(Y))
assign K = F & G;
end module
```


Verilog

Verilog Modules

The module declaration statement defines the "bounding box", and the module body statements define the circuit functions





Any module can be "instantiated" as a component in another module by listing it's name and port connections. Here, "named association" is used.



Concept: Sequential vs. Concurrent Models

- A sequential processing algorithm defines a set of steps that are taken in a specific order
- Concurrent processing steps occur whenever new input data is available, with no implied sequence relationship between separate concurrent processes
- Consider a simulation of a 2-input mux: At what time(s) should gate A1 be simulated? What about gate O1?





• Computer time vs. Simulation time


Concurrency: Modelling time

HDL simulators are indispensable tools for designing and learning about digital circuits. They allow every feature, every signal, every critical time to be checked, validated, and studied in detail. You must become proficient at using the simulator to become a skilled designer.


HDL simulators model time by dividing it into arbitrarily small "simulator time steps", which are the smallest amounts of time that are relevant to the circuit (typically 10ps).

In any given simulator time step, the CPU only simulates circuit components whose inputs have changed. Each simulator time step can take as much CPU time as is needed - during some time steps, many circuit nodes may change, requiring a lot of CPU time. During other steps, very few nodes may change, requiring almost no CPU time.

Concurrency: Modelling time



A source file that can be expressed in Verilog or VHDL is shown as a block diagram. A schematic and netlist for Block 3 that might result from synthesis is also shown (note that all "instances" and "nets" that are not given names in the source file are assigned auto-generated, unique identifiers). Only some nets will change in any given time step. Here, only N\$42 and Clk change. Only those instances whose inputs have changed in a given time step are simulated. Most digital simulators work this way – this is called "event driven simulation".



Concurrency: Modeling time

Assigning new values to output nets requires a variable amount of CPU time for each simulator step, depending on how many instances must be simulated. "Simulator time" is held constant until all circuit nodes/instances have been simulated and there are no more changes in that step. Only then does simulator time advance.

Combinational assignments in Verilog and VHDL are "concurrent". This means combinational outputs are updated after an input changes, regardless of where the assignment statement appears in the source file. To change a combinational net:

- Verilog uses an "assign" statement, and assigns outputs to combinational nets immediately;
- VHDL uses a signal assignment operator (<=), and requires that all signal updates must happen in a later simulator time step - no changes can occur in the same step in which the input changed.

Flip-flop outputs can only be updated after a "procedure" checks for a clock edge. If an edge has occurred in the current time step, any required output changes are scheduled for a later time:

- Verilog uses a "procedural block" and a "non-blocking" operator (<=), and any changes take affect at the end of the current simulation step;
- VHDL uses a "process block" and a signal assignment operator (<=), and any changes are scheduled for a later time step.

Background

Verilog Concurrency Model

Verilog combinational assignments are "continuous", meaning the left hand side is always driven and new values are assigned as soon as the right hand side is evaluated. Assignment statements can appear in any order in the source file without changing the results. Simulator time does not advance when processing continuous assignment statements. The code below will produce identical results.

assign	У	=	а	&	b;	assign	Ζ	=	У	&	С;
assign	Ζ	=	У	&	с;	assign	У	=	а	&	b;

No combinational net should be assigned more than once, because assignment statements are concurrent and the results will not be determinant. The assign statement on the left will have the expected results; the example on the right will not.

```
assign sum = a + b + c; assign sum = a + b;
assign sum = sum + c;
```

Memory requires a "procedural assignment" so that a timing signal can be checked. Memory assignments use the "non-blocking" operator that updates outputs at the end of the simulation step. Non-blocking procedural assignments can only occur inside an "always" block (described later).

always @(posedge(Clk)) begin Q <= D; end



Verilog Concurrency Model

Evaluating outputs requires variable amounts of CPU time, depending on the number of instances that must be simulated. "Simulator time" is held constant during the simulator time step, until all circuit nodes/instances have been simulated and there are no more changes. Only then does simulator time advance.

Combinational Non-blocking assignments are used for memory. They are concurrent, and must be inside of an always block. assignments are concurrent and take There can be any number of them, but they all take effect at the end of the simulation step. effect immediately assign x = assign x = ...assign x = ...assign x = ...aşsign y = ...assign $y = \dots$ assign y = ...assign $z = \dots$ always @ (A) assign z = ...always @ (B) begin begin GRN <= 1'b0 BLUE <=... lf. else if... Red <=... end always @ (B) begin CPU Time Simulation Step -Step 1 Step 2 Step 3 Step 4 Simulation Time -000001 000003 000002 000004

> CPU time per simulation step (represented by colored box size) depends on how much processing is required; it will vary for every step. Simulation Time is fixed during each Simulation Step, and only increments at the end of the step.

VHDL Concurrency Model

VHDL combinational signal assignment statements are "scheduled". The right hand side is evaluated, and if required the left hand side signal is updated, but at a later time. A specific update time can be specified using the "after" keyword, for example: $y \le a \text{ or } b \text{ after } 1\text{ ns}$; If you do not include "after" (and it is most common not to), then the simulator schedules the update for one "delta delay" later. Delta delay does not correspond to a physical time. It is just "not now" in terms of simulator time. It preserves concurrency by allowing all assignments in a given time step to be evaluated without changing simulator time, and scheduling unspecified assignments for the next "delta" time step.

As in Verilog, only signals that change in the current time step cause assignment statements to be simulated. Once all changes have been simulated, simulator time advances. In VHDL, the simulator advances one delta delay and repeats the process – any signals that have changed in the current delta delay start another round of simulation, until there are no more changes and no more scheduled delta delays. Then the simulator advances one step, and the process repeats.

Signal assignment statements use the <= operator. They can appear in any order in the source file without changing the results. Simulator time does not advance when processing signal assignments. The code below will produce identical results.

У	<= a ar	nd b;	Z	<=	У	and d	C;
Z	<= y ar	nd c;	У	<=	а	and k	b;


VHDL Concurrency Model

Memory requires a "process statement" so that a timing signal can be checked. Memory assignments use the same signal assignment operator (<=) that updates in the next delta delay. Memory assignments can only occur inside an "process" block (described later).

```
process (clk) begin
  if (risingedge(clk)) q <= d;
end process
```

The simulator operates in a simple loop: check the time queue to see what signals have changed; simulate any instances whose inputs have changed; schedule the new signal to take affect in the next delta delay (or at an used-supplied "after" time); repeat until there are no more delta delays. Then, increment the simulation step, and repeat.

VHDL Concurrency Model



CPU time per simulation step (represented by colored box size) depends on how much processing is required; it will vary for every step. As many delta delays as needed are added until there are no more changes. Simulation Time is fixed during each Simulation Step, and only increments at the end of the step.

Verilog

Verilog Syntax: Identifiers and Numbers

Identifiers: space-free upper and lower case letters, numbers, _, and \$. Can't begin with a digit; limited to 1024 characters. Verilog *is* case sensitive.

<u>Numbers:</u> <size>' <base> <value>

size: decimal number that specifies number of bits base: ' character followed by b (binary), d (decimal), h (hex) value: set of digits

Examples: x = 4'b0101 y = 4'd12 z = 16'hAB12

<u>White Space:</u> Spaces, tabs, and new lines and form feeds can separate words and are ignored.

Verilog Syntax: Constants and Parameters

<u>Constants:</u> A **parameter** statement defines local parameters (constants) inside of a module. Parameters are not visible outside the module. They can be changed without resynthesizing under certain conditions. Typical uses include defining a bus width, or specifying a number of modules to synthesize in a variable bus-width design.

Localparam is the same, but constants cannot be changed. Localparam is often used to define numbers or state identifiers (Localparam is most commonly used).

Global constants (and macros) can be defined using the 'define keyword. They are visible outside the module, throughout the project.

Examples: parameter width = 8; //"width" can be used throughout module localparam s0 = 2'b00; //now FSM states can use localparam s1 = 2'b01; //s0 - s3 as identifiers localparam s2 = 2'b10; localparam s3 = 2'b11; 'define RED 4'b0101 //RED and BLU are visible outside module 'define BLU 4'd12

Verilog Syntax: Operators

+	Add	!	Negation	>	Greater than
-	Subtract	~	Bit-wise negation	<	Less than
*	Multiply	&	Bit-wise And	>=	Greater or equal
/	Divide		Bit-wise Or	<=	Lesser or equal
%	Modulus	^	Bit-wise Xor	==	Case equality
<<	Shift left	&&	Logical And	!=	Case inequality
>>	Shift right		Logical Or	?	Conditional
[]	Bit select	{ }	Concatenation	{{ }}	Replication

Wires and Assignments

Wires transport signals between modules and I/O pins. Wires can connect to other wires, to '0' or '1' logic values, to modules, or to I/O pins.

"assign" statements assign values to wires, but not to inferred memory devices – that requires an "always block" (more on that in a later slide). "assign" statements are "continuous assignment" statements, which means they are always active and take effect immediately. Wires must be declared prior to use with a wire statement. Examples:

wire a, b, c;	//multiple wires can be defined at once
wire $d = 1'b0;$	//declares and assigns wire d to 0
wire [3:0] bus4;	//bus definition
assign a = 1'b1;	//a is assigned to a 1
$assign bus4 = \{a, 3'b100\}$	//bus4[3] gets a, bus4[2:0] gets 100
assign b = bus4_A;	//b gets assigned bus4[3]
assign a = b	//Error! a was already assigned
assign $c = b \& c ~d;$	//wires can be assigned logic

All module input signals (ports) must be wires. Wires declared inside a module are not visible outside that module.

Registers and Assignments

Verilog supports two variable types (wire and reg) and two assignment types: "wire assignments" (pervious slide), and "procedural assignments". Procedural assignments store outputs in registers (reg) types. Verilog has two procedural assignments: "initial", run once at the start of simulation, and "always", which always runs.

Registers can only be assigned within an always block. Wires cannot be assigned in an always block.

Registers store the last value that was assigned to them (wires store nothing). Reg types are required for instantiating memory. Registers are declared prior to use with a reg statement. Examples:

reg	q1, q2;	//multiple OK
reg[3:0]	RA, RB;	//declare two busses

Registers can connect to module outputs, but not to inputs (only wires can connect to module inputs).

Possible values for reg and wire variables are 0, 1, X (unknown), and Z (high impedance)

Always Procedural Block

Procedural assignments define sequential behavior – that is, events that happen only under certain conditions.

Always blocks are procedural assignment statements that are *always* active throughout the simulation. They execute anytime a signal in the sensitivity list changes. A sensitivity list is a list of signals following the "always" keyword.

The sensitivity list may also contain function calls, like "posedge(clk)". Posedge(sig) will return "true", and cause the always block to execute, whenever a positive edge is detected on "sig".

An always block must be used to infer memory (e.g., flip-flops and latches).

```
module dff(
   input clk, rst, D;
   output Q
);
always @ (posedge(clk), posedge(rst))
beqin
   if (rst == 1) Q <= 1'b0;
   else Q <= D;
end
endmodule
             Example: D Flip-flop
```

Procedural Assignments: Blocking vs. Non-blocking

Always blocks assign values to variables of type "reg". Wires cannot be assigned new values.

Reg variables are assigned new values with "blocking" or "non-blocking" assignments. Blocking assignments (=) take effect immediately, but non-blocking assignments (<=) take effect at the end of the simulation step. Non-blocking assignments are *concurrent*.

Flip-flops are inferred (created) using an always block that checks for a posedge on clk (and/or rst). Output values are assigned using a non blocking (<=) assignment.

Always blocks can define combinational logic, sequential logic, or a mixture of both. If **only** combinational logic is defined, then use blocking assignments; otherwise, use non-blocking.

Do not make assignments to the same variable from more than one always block.

A module can have as many procedural (always) blocks as necessary. Statements in a procedural block are executed in order, but the blocks themselves are concurrent to other blocks.

"Initial" procedural blocks are similar to always blocks, but they execute only once at the very start of a simulation. Initial blocks are used to setup initial conditions for simulation.

Procedural blocks: If-then and Case statements

If-then and case statements can only appear in procedural blocks (always blocks). They allow conditions to be checked prior to taking action, and use C-like syntax.

If and case statements can be used to infer memory, by incompletely specifying all possible outcomes of a condition check. *If not all possibilities are specifically covered, synthesis will generate extra latches.*

If and case statements can also be used to define purely combinational logic, but care must be taken to avoid creating unwanted memory.

If statements can have one "else" block, but any number of "else if" blocks. If only one assignment is needed, the *begin… end* keywords are not required.

End case statements with "default", or risk latches.

```
module if_example(
    input A, B;
    output X;
);
always @ (A)
begin
    if (A) X <= 1'b0;
end
endmodule</pre>
```



Procedural blocks: If-then and Case statements

```
req[1:0]
always @ (Sel, A, B, C, D)
begin
   if (Sel == 2'd0) Y = A;
   else if (Sel == 2'd1) Y = B;
   else if (Sel == 2'd2) Y = C;
   else if (Sel == 2'd3) Y = D;
end
     **** Versus *****
always @ (Sel, A, B, C, D)
begin
   if (Sel == 2'd0) Y = A;
   else if (Sel == 2'd1) Y = B;
   else if (Sel == 2'd2) Y = C;
   else Y = D;
end
```

```
Module decoder 3 8(
   input[2:0] I,
   output[7:0] Y
);
reg [7:0] Y;
always @(I)
begin
   case(I)
     3'd0: Y = 8'd1;
     3'd1: Y = 8'd2;
     3'd2: Y = 8'd4;
     3'd3: Y = 8'd8;
     3'd4: Y = 8'd16;
     3'd5: Y = 8'd32;
     3'd6: Y = 8'd64;
     3'd7: Y = 8'd128;
     default: 8'd0;
   endcase
end;
```

Modules

Modules are the principle design entity in Verilog. The keyword "module" is followed by the module name and the port list.

The port list names and specifies all port signals as inputs, outputs, or inout (bi-directional). Locally declared wires and regs are typically declared immediately following the module/port statement.

Combinational assignments are made using the assign statement. Sequential assignments are made inside an always block. A module can have any number of assign statements and always blocks.

After a module is declared, it can be used instantiated (i.e., used) in other modules by including the module name and port connection list. "Named port association" is recommended as shown in the example:

".modulepinname(localname)"

```
module simple(
   input A, B;
   output X, Y;
);
wire Z = 1b'1;
assign X = A \& Z;
assign Y = A \& B;
end module
module next(
   input C;
   output K;
);
wire D = 1b'1;
wire F,G;
simple(.A(C), .B(D), .F(X), .G(Y))
assign K = F \& G;
end module
```

Structural Verilog: Using modules as building blocks

This example uses the Verilog "built in" logic

which means the order of signals must match

in the module and in the instantiation – they

are matched left to right. In this case, the

format is output name, followed by inputs.

modules of and, or, and xor. These module

instantiations use "positional association",


```
module full_adder(
    input a,b,cin;
    output y,cout
);
    wire s1,c1,c2;
    xor(s1,a,b);
    xor(y,cin,s1);
    and(c1,s1,cin);
    and(c2,a,b);
    or(cout,c1,c2);
endmodule
```

```
module adder_4bit(
    input [3:0] x,y;
    input cin;
    output[3:0] sum;
    output cout
```

);

```
wire c1,c2,c3;
```

```
full_adder fa1(.a(x[0]),.b(y[0]),.cin(cin),.y(sum[0]),.cout(c1));
full_adder fa2(.a(x[1]),.b(y[1]),.cin(c1),.y(sum[1]),.cout(c2));
full_adder fa3(.a(x[2]),.b(y[2]),.cin(c2),.y(sum[2]),.cout(c3));
full_adder fa4(.a(x[3]),.b(y[3]),.cin(c3),.y(sum[3]),.cout(cout));
endmodule
```






Hierarchical design

Larger digital systems use hierarchical design, with a top level module that instantiates lower level modules.

Each module at every level is designed and tested independently. Leaf modules typically use behavioral design, while higher levels typically use structural design.



Multiplexor Examples

```
module mux_4_4(
    input [3:0] I0,I1,I2,I3,
    input [1:0] Sel,
    output [3:0] Y
);
```

Using assign statment

```
assign Y=(Sel==2'd0) ? I0 :
    ((Sel==2'd1) ? I1 :
        ((Sel==2'd2) ? I2 : I3));
```

Using a Case statement

```
reg [1:0] Y;
always @ (Sel, I0, I1, I2, I3) begin
case (Sel)
    2'd0: Y = I0;
    2'd1: Y = I1;
    2'd2: Y = I2;
    2'd3: Y = I3;
    default: Y = 2'd0;
    endcase
end
```

Using if statement

```
reg [1:0] Y;
always @ (Sel, I0, I1, I2, I3) begin
if (Sel == 2'd0) Y = I0;
else if (Sel == 2'd1) Y = I1;
else if (Sel == 2'd2) Y = I2;
else Y = I3;
end
```

ALU Example

```
module alu(
  input [7:0] A,B,
  input [3:0] Sel,
  output [7:0] Y
);
reg [7:0] Y;
always @ (Sel, A, B) begin
case (Sel)
     3'd0: Y = A + B;
     3'd1: Y = A - B;
     3'd2: Y = A + 1;
     3'd3: Y = A - 1;
     3'd4: Y = A | B;
     3'd5: Y = A \& B;
     3'd6: Y = A ^ B;
     3' d7: Y = ~A;
     default: Y = 7' d0;
   endcase
end
```

Verilog

Flip-Flops and Latch

```
module dlatch(
    input gate, rst, D;
    output Q
);
always @ (gate or rst or D)
    if (rst == 1) Q <= 1'b0;
    else if (gate) Q <= D;</pre>
```


endmodule

```
module dff(
  input clk, rst, D;
                            D Flip-flop
  output Q
                           Asynch reset
);
always @ (posedge(clk), posedge(rst))
begin
   if (rst == 1) Q <= 1'b0;
   else Q <= D;
end
endmodule
module dff(
                             D Flip-flop
  input clk, rst, D;
                            Synch reset
  output Q
);
always @ (posedge(clk))
begin
   if (rst == 1) Q <= 1'b0;
   else Q <= D;
```

end

endmodule

State Machine Models




Mealy Model State Machine

Combined Model State Machine

Background

State Machines




This is a common (and good!) way to code state machines:

 Choose state codes, define state
 localparams, and define ps and ns busses;
 Use two always blocks – one for nextstate logic (combinational), and one for the state register; 3) assign outputs. module fsm1 (input x, y, z, clk, rst; output bell, led1, led2;); localparam init = 2'b00; // define state identifiers localparam pick = 2'b01; localparam left = 2'b10; localparam right = 2'b11; Reg [1:0] ps, ns // define ps, ns bus signals always @(ps, x, y, z) // One always block used to case (ps) // define next-state logic // (see next page) endcase; end always @(posedge(clk),posedge(rst)) if (rst) ps <=0; else ps <= ns; // 2nd always block used to // define state register end assign bell = (ps == pick); assign led1 = (ps == left || ps == right); assign led2 = (ps == right); end module

Verilog

State Machine (con't)



Case statement for FSM on previous slide

```
case (ps)
   init: begin
      if (x == 1) then ns = pick;
      else ns = init;
  pick:
      if (y == 1) then ns = right;
      else ns = left;
  left:
      if (z == 1) then ns = right;
      else ns = init;
   right:
      if (z == 1) then ns = pick;
      else ns = left;
   default:
     ns = init;
endcase
```



Testbench

A testbench is a separate Verilog source file that is written specifically to test other Verilog modules. It uses Verilog structures, syntax, and rules, plus a few extra items that are intended specifically to drive the simulator, and not to define a circuit.

A testbench is a module. It starts with a module declaration like any other Verilog source file (it is typical to name the module after the module being tested. We're testing the 4bit adder presented earlier, so we added "_tb" to the original module's name). The testbench module has no inputs or outputs – it doesn't need them. Instead, it will connect to the inputs and outputs of the module being tested.

Next, we instantiate the module to be tested by proving the module name (adder_4bit) and giving it an instance name (here we use "dut" for "device under test"), and connect the ports. It is typical to use the same port names in the testbench module as were used in the dut.

The remainder of the testbench source file drives inputs into the simulator.

```
module adder_4bit(
    input [3:0] x,y;
    input cin;
    output[3:0] sum;
    output cout
);
```

```
4-bit adder module statement from earlier example (reproduced for reference)
```

```
module adder_4bit_tb;
```

```
wire [3:0] x,y,sum;
wire cin,cout;
```

```
adder_4bit dut (
    .x(x),.y(y),.cin(cin),
    .sum(sum),.cout(cout)
);
```



Testbench con't

A typical testbench uses an "initial block" to drive input signals with changing logic values over time. Initial blocks are only used in testbenches – they are not synthesizable.

The characters "#n " (where n is a number) that appear prior to inputs specify simulation delays before signals take the assigned values. Delays are specified as "n" time scale units that default to some number – you can optionally set the time scale by including " 'timescale 1ns/1ps" in your file (this sets the time step to 1ns, and the precision to 1ps).

It is often more efficient to use a loop in the testbench to automatically create larger numbers of test patterns. For example, to create every possible combination of the 4-bit "x" adder inputs, the loop shown to the right is an efficient method.

```
initial
begin
     x = 0; y = 0; cin = 0;
     #10 x = 5;
     #10 \ cin = 1;
     #10 y = 3;
end;
integer k;
initial
beqin
   for (k=0; k<16; k=k+1)
     #10 x = k;
   #10 finish;
end;
```

Miscellaneous

<u>Memory Arrays</u>: Verilog models memory as an array of regs. Memories are accessed by providing an array access. Examples:

```
reg[7:0] mem1[0:255] // a 256 byte memory with 8-bit bytes
reg[31:0] mem2[0:1023] //1K memory with 32-bit words
temp = mem1[20] // load temp from mem1 location 20
```

<u>Other types:</u> "Integer", "time", and "real" are legal Verilog variable types that are used in behavioral modeling and in simulation, but rarely in sauce code intended for synthesis.